Hi, I need to implement 32 bit carry select adder in Verilog. I have completed 32 bit carry lookahead adder. Could anyone please tell me how to implement carry select.